Gabriel Emerson

ELEC 4200 – Lab 9

10/28/21

Lab 9: XDC Macros

**Goals:**

The goal for this lab is to understand and design circuits with Macros. This means to become familiar with RTL design, and how the Synthesis of circuits can be helpful for the design. We also have to design two Ring Oscillator circuits using Gate-Level modeling. The Macros are very important in the design of circuits because they add a new level of realism to the simulation of these circuits created in Verilog. This also makes the simulation of circuits more ideal in all instances of circuit design.

**Design Process:**

Task 1 and 2 are very similar in design. For task 1, we will design a 5 Ring Oscillator using AND gates. Then we will use the tools given in Vivado to synthesize the circuit and view the design. Then we will simulate the design. The simulation expected result should look like the one given in Figure 1.

Graphical user interface

Description automatically generated

Figure 1

Task 2 is very similar to that of task 1. Instead of creating a 5 stage Ring Oscillator, we modify the circuit to be a 9 Ring Oscillator. Besides the change of the circuit design, everything else matches that of the previous task. The simulation results should match the previous in Figure 1, except with more wires in the same pattern of task 1. See Figure 1 above to verify.

**Detailed Design:**

Task 1 and 2 are very similar in the design, synthesis, and simulation of the circuit. The code for both will change slightly by simply adding more NOT gates to create more ring oscillators. The code for Task 1 and 2 are shown in Figures 2 and 3 respectively.

Text

Description automatically generated

Figure 2

Graphical user interface, text, application, email

Description automatically generated

Figure 3

After the creation of the circuit, we are to synthesize the design and use the TCL commands to add our circuit in the device view. The commands used to do this for Task 1 and Task 2 are shown in Table 1. Then after adding to the device view, the device will look like the one shown in Figures 4 and 5 for Task 1, and Figures 6 and 7 for Task 2.

|  |  |
| --- | --- |
| **Task** | **TCL Command** |
| Task 1 | create\_macro RO  update\_macro RO {w1\_inferred\_i\_1 X0Y0 w2\_inferred\_i\_1 X0Y0 w3\_inferred\_i\_1 X0Y0 w4\_inferred\_i\_1 X0Y1 w5\_inferred\_i\_1 X1Y0} |
| Task 2 | create\_macro  update\_macro RO {w1\_inferred\_i\_1 X0Y0 w2\_inferred\_i\_1 X0Y0 w3\_inferred\_i\_1 X0Y0 w4\_inferred\_i\_1 X0Y0 w5\_inferred\_i\_1 X1Y0 w6\_inferred\_i\_1 X1Y0 w7\_inferred\_i\_1 X1Y0  w8\_inferred\_i\_1 X1Y0 w9\_inferred\_i\_1 X0Y1 w10\_inferred\_i\_1 X0Y1} |

Table 1

Diagram

Description automatically generated

Figure 4

Diagram

Description automatically generated

Figure 5

Text

Description automatically generated with low confidence

Figure 6

Diagram

Description automatically generated

Figure 7

**Verification:**

Both of these tasks are verified by using a simulation testbench that is developed, since the two circuits are essentially the same in functionality, we can use the same testbench for both tasks, which looks like the one shown below in Figure 8.

Graphical user interface, text

Description automatically generated

Figure 8

After setting up the device in the synthesis menu, we can now run the simulation and compare the outputs of each to the expected result given at the beginning of the lab. The results for the simulation of Task 1 and 2 are shown below in Figures 9 and 10.

Graphical user interface

Description automatically generated

Figure 9

Graphical user interface, chart

Description automatically generated

Figure 10

**Conclusion:**

What I learned in this lab is how effective the RTL design tools are that are given in Vivado. Macros can be a powerful tool for the complete design of a system and help to ensure the correct design. I also learned what a Ring Oscillator circuit is, and how it can be used to measure the delay of a gate using the simulation. This lab also helped to enforce ideas of writing our own testbench and using Gate-Level Modelling. This lab went well since I was well prepared at the start of the lab which made the overall lab time go much faster.